数字逻辑基础与Verilog设计 原书第3版
View more
数字逻辑基础与Verilog设计 原书第3版
Verilog Digital System Design
View more
Verilog Digital System Design
IEEE Std 1364-2001: Verilog Hardware Description Language
View more
IEEE Std 1364-2001: Verilog Hardware Description Language
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
View more
Verilog Quickstart: A Practical Guide to Simulation and Synthesis in Verilog, 2nd Edition (The International Series in Engineering and Computer Science)
Verilog HDL - A Guide To Digital Design And Synthesis
View more
Verilog HDL - A Guide To Digital Design And Synthesis
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
View more
1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
Языки VHDL и VERILOG в проектировании цифровой аппаратуры
View more
Языки VHDL и VERILOG в проектировании цифровой аппаратуры
EDA技术实用教程——Verilog HDL版(第六版)
View more
EDA技术实用教程——Verilog HDL版(第六版)
Verilog HDL: a guide to digital design and synthesis
View more
Verilog HDL: a guide to digital design and synthesis
Verilog HDL 硬件描述语言 第二版 - J. Bhasker 著 徐振林 等译
View more
Verilog HDL 硬件描述语言 第二版 - J. Bhasker 著 徐振林 等译
Analog Behavioral Modeling with the Verilog-A Language
View more
Analog Behavioral Modeling with the Verilog-A Language
Verilog for behavioral modeling
View more
Verilog for behavioral modeling
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
View more
FPGA Prototyping by Verilog Examples: Xilinx SpartanTM-3V ersion - Pong P. Chu
Verilog Coding for Logic Synthesis
View more
Verilog Coding for Logic Synthesis
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface
View more
The Verilog PLI Handbook: A Users Guide and Comprehensive Reference on the Verilog Programming Language Interface